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Abstract
Hardware/software partition is a critical phase in hard-
ware/software co-design. This paper proposes a hybrid par-
titioning framework, in which we design a set of protocol
converters to construct the interface component between the
hardware and software components, and reuse the formerly
well-built partitioning rules by introducing protocol con-
verters and rewriting them for this hybrid framework. The
hardware components generated by our partitioning pro-
cess are coded directly in Verilog HDL, which will greatly
facilitate the further compilation from it down to netlists.
Keywords: Hardware/software partition, protocol con-
verter, program algebra
1. Introduction
Hardware/software co-design is a design technique
which delivers computer systems comprising hardware and
software components. A critical phase of co-design pro-
cess is to partition the specification into hardware and soft-
ware parts. Meanwhile, an interface component should be
adopted to deal with the interactions between these parts.
Recently, some works have suggested the use of formal
methods for the partitioning process [1, 3, 15]. Balboni et al
([1]) adopt Occam as an internal model for the system ex-
ploration and partitioning strategy. Cheung ([3]) pursues the
structural transformation and verification within the func-
tional programming framework. However, neither has pro-
Partially supported by NNSFC No. 69873003
yon leave from East China Normal University
vided a formal proof for the correctness of the partitioning
process. In [15], Silva et al provide a formal strategy for
carrying out the splitting phase automatically, and presents
an correctness proof. However, their splitting phase delivers
many simple processes, and it’s rather difficult to cluster and
join these small processes into the target hardware and soft-
ware components. Furthermore, additional channels and
local variables introduced in the splitting to accommodate
huge number of parallel processes actually increase the data
flow between the hardware and software components.
Our former work ([13]) proposes a formal partitioning
approach to hardware/software partition within a high-level
communicating language, where both the hardware and
software components are coded in the language. Due to
this fact, an obvious gap exists in compiling the hardware
specification down to netlists. In this paper, we’ll bridge
this gap by partitioning the system’s specification into a
software component coded in a high-level communicating
language, a hardware component coded in a hardware de-
scription language (such as, Verilog), and as well an inter-
face component to manage the interactions between hard-
ware and software. A hardware component of this form
will facilitate hardware compilation. Rather than construct
all these components and the partitioning rules from scratch
and then verify them in program algebra, we define a set of
protocol converters (inspired by [2]), from which we obtain
the interface component. Moreover, we derive new parti-
tioning rules directly from those ones in [13] by introducing
protocol converters and rewriting them. We prove the cor-
rectness of the protocol converters by the algebra for hybrid
programming languages ([4]), which ensures the correct-
ness of all the new partitioning rules.
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The algebraic approach advocated in this paper has been
successfully employed in the ProCoS project on “Provably
Correct Systems” [8, 6]. Sampaio showed how to reduce
the compiler design task to one of program transformation
by program algebra [14]. Ian Page et almade rapid advance
in the development of hardware compilation technique us-
ing an Occam-like language targeted towards Field Pro-
grammable Gate Arrays [12], and He Jifeng et al provided
a formal verification of the hardware compilation scheme
within the algebra of Occam programs [5].
The remainder of this paper is organized as follows. Sec-
tion 2 retrospects the original hardware/software partition-
ing framework and points out those parts that can be reused
in the work presented here. Section 3 proposes the hybrid
partitioning framework and poses the underlying architec-
ture. In section 4, we define the protocol converters and pro-
vide the theoretical foundation for them. Section 5 shows
how to gain the new partitioning rules from the original
ones. A simple conclusion is presented in section 6.
2. Original Framework for Hardware/software
Partitioning
This section is a brief introduction to our approach on
hardware/software partitioning proposed in [13], which pro-
vides shades of results that can be reused, and can be re-
garded as a starting point of this work.
The hardware/software partitioning approach is pursued
within a parallel communicating language, denoted by L,
which contains the following syntactic elements:
1. Sequential Process:
S ::= PC (primitive command)
j S;S (sequential composition)
j if b S else S (conditional)
j S u S (non-deterministic choice)
j while b S (iteration)
j (g S) [] (g S) (guarded choice)
where PC ::= (x := e) j skip j chaos j c ! e j c ?x
and g is skip or a communication event c ! e or d ?x.
2. Parallel Program:
P ::= S j P k P j varx  P
In later discussions, we adopt Var(P ) and Chan(P ) to
denote the set of variables and channels employed by P ,
respectively.
Our former hardware/software partitioning process is il-
lustrated in Figure 1. The specification to be partitioned is a
Hw/sw partition
c-c
Interface
Hardware
component
cr cr'
ca  ca'
Specification
Software
component
Figure 1. The original hardware/software par-
titioning process
sequential program within the language L. A collection of
syntax-based partitioning rules has been developed to par-
tition the specification into hardware and software compo-
nents.
It is required that both the hardware and software com-
ponents satisfy the handshaking protocol [9, 10] and enjoy
specially-chosen forms of our language L.
The software component is chosen from the sequential
subset of L. It is a member of the set of processes CP (B),
for a given set of channels B = fcr
j
; ca
j
j j 2 Ig, where
the set CP(B) is the minimal set generated by following
rules:
(1). a communicating process C, which does not use any
channel in B, but Chan(C)  B.
(2). cr
j
! e; C; ca
j
?x; whereC is a member of CP(B)
not interacting via any channel in B.
(3). C
1
;C
2
; or C
1
u C
2
; or if bC
1
elseC
2
, or
(g
1
C
1
)[](g
2
C
2
), where both g
i
and C
i
lie in CP(B), for
i = 1; 2.
(4). while bC, where C is a member of CP(B).
The hardware component is chosen from the set of pro-
cessesH
V
(B
0
), for a given set of channelsB0 = fcr0
j
; ca
0
j
j
j 2 Ig, and the set of data variables V = fx
j
; y
j
j j 2 Ig.
The set H
V
(B
0
) is composed by the processes of the form:
D
B
0
V
= X  ([]
j2I
(cr
0
j
?x
j
;M
j
; ca
0
j
!y
j
;X)[]skip)
where none of M
j
mentions channels in B0. The commu-
nicating process DB0
V
represents a digital device which of-
fers a set of services, each of which responds to a request
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from its environment on an input channel cr0
j
by running the
corresponding programM
j
and delivering the result to the
output channel ca0
j
afterwards.
To simplify the interface design, in [13], we confined
the interactions between the hardware and software compo-
nents to the communications along the channels from the set
B. However, in general, the hardware component is chosen
from H
V
(B
0
), which employs a different set of channels
B
0
. Thus, an explicit interface component is needed to deal
with the interaction between hardware and software. Such
an interface is of the form
c–c(B;B0) =
df
X  ([]
i2I
(cr
i
?x
i
; cr
0
i
!x
i
; ca
0
i
? y
i
; ca
i
! y
i
;X) [] skip)
which passes the request along a channel cr
i
into the cor-
responding channel cr0
i
, then delivers the acknowledgement
from a channel ca0
i
back into ca
i
. The notion c–c means
“from channel-based to channel-based”.
The syntax-based hardware/software partitioning rules
were developed in two different styles: the bottom-up and
top-down one. We illustrate some as follows.
Bottom-up Rule for Sequential Composition
Split
B
(S
i
; C
i
; D); i = 1; 2
Var(S
1
) = Var(S
2
)
Chan(C
1
) = Chan(C
2
)
Split
B
(S
1
;S
2
; C
1
;C
2
; D)
Bottom-up Rule for Conditional
Split
B
(S
i
; C
i
; D); i = 1; 2
V ar(S
1
) = V ar(S
2
)
Chan(C
1
) = Chan(C
2
)
V ar(b)  V ar(C
1
)
Split
B
(if b S
1
else S
2
; if bC
1
elseC
2
; D)
Bottom-up Rule for Iteration
Split
B
(S; C; D)
V ar(b)  V ar(C)
Split
B
(while b S; while bC; D)
Bottom-up Rule for Non-deterministic Choice
Split
B
(S
i
; C
i
; D); i = 1; 2
V ar(S
1
) = V ar(S
2
)
Chan(C
1
) = Chan(C
2
)
Split
B
(S
1
u S
2
; C
1
u C
2
; D)
Top-down Rule for Sequential Composition
Split
B
i
(S
i
; C
i
; D
i
); i = 1; 2
V ar(S
1
) = V ar(S
2
)
Chan(S
1
) = Chan(S
2
)
consist(D
1
; D
2
)
Split
B
1
[B
2
(S
1
;S
2
; C
1
;C
2
; union(D
1
; D
2
))
Top-down Rule for Conditional
Split
B
i
(S
i
; C
i
; D
i
); i = 1; 2
Var(S
1
) = Var(S
2
); Chan(S
1
) = Chan(S
2
)
consist(D
1
;D
2
); Var(b)  Var(C
1
)
SplitB
1
[B
2
(if b S
1
else S
2
; if bC
1
elseC
2
; union(D
1
;D
2
))
where the predicate Split
B
(S; C; D) is defined in [13],
which specifies that the process with C and D in paral-
lel is a refinement of the specification S, the predicate
consist(D
1
; D
2
) indicates thatD
1
andD
2
employ the same
set of variables and the same set of external channels, i.e.,
the channels not used for communicationswith the software
component. union(D
1
; D
2
) represents a digital device pro-
viding the union set of services supplied by both D
1
and
D
2
.
The complete set of rules can be reached in [13]. Based
on those rules and the new interface we will construct, we
can generate the new partitioning rules within a hybrid par-
allel language framework, where the software component is
written in a high level communicating language as above,
however, the hardware component is coded within a hard-
ware description language (HDL) as Verilog, which will fa-
cilitate the hardware synthesis.
3. The Hybrid Partitioning Architecture
This section presents our hybrid partitioning framework,
in which we will partition a specification coded in the se-
quential subset ofL into three components: a software com-
ponent owning the same form as that in our former work, a
hardware component written in the Verilog HDL, and an in-
terface component to tackle the interactions between hard-
ware and software.
It is worth noting that the hardware and software compo-
nent will adopt different communicating mechanisms, the
signal-based communicating mechanism and the channel-
based one respectively. Due to this fact, the partitioning
framework is called hybrid([4]), and the interface compo-
nent proves to be critical in the sense that it transforms in-
formation between two processes under different protocols.
For ease of understanding, we give the source language
and the target ones separately, instead of the whole frame-
work. Our source language is the sequential subset of the
language L defined in Section 2.
The software component generated by our partitioning
process will own the same form as that in the original frame-
work, i.e, will be a member of the set of communicating
processes CP (B), for the given channel set B as defined
earlier, which communicateswith the environment via com-
munications on channels.
However, the hardware component delivered by our par-
titioning process will enjoy a quite different form from that
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in the approach described in Section 2. It will be a specially
chosen process from Verilog HDL, rather than a process in
L.
Given a set of signal variables E = fer
i
; ea
i
j i 2
Ig[fterg, and a set of data variables V = fx
i
; y
i
j i 2 Ig,
we define a set of processes D(E; V ), which is composed
by processes of the following form:
D
E
V
=
df
X([]
i2I
(@er
i
;M
i
(x
i
; y
i
);!ea
i
;X) [] (@ter; skip))
where @er
i
and! ea
i
are respectively an input signal and
an output signal in Verilog. The signal ter is used for syn-
chronized termination. EachM
i
(x
i
; y
i
) has input parameter
x
i
and output parameter y
i
, and is a member of the set of
Verilog processesMP (V ), which is constructed by the fol-
lowing rules:
(1). v := e, or skip , or chaos , where no signal variables
from E occur in v or e;
(2). M ;M 0, or if bM elseM 0, or while bM , where
M;M
0
2MP (V ).
The signal-driven processDE
V
represents a digital device
which offers a set of services to its environment, each of
them responds to a request from its environment via an in-
put signal er
j
by running the corresponding program M
j
,
then putting the result to variable y
j
and delivering an ac-
knowledgement through the output signal ea
j
afterwards.
Since the hardware and software components adopt dif-
ferent communication mechanisms, the interface compo-
nent to tackle their interactions should enjoy a hybrid form
and convert information between these two levels.
4. The Interface Component as a Protocol Con-
verter
This section pursues the construction of the interface
component. From the hybrid architecture mentioned above,
we know that the interface component plays an essential
role between the hardware and software as a protocol con-
verter ([2]). Rather than construct the interface straightfor-
wardly, we derive it indirectly from our original work by
splitting the interface process into two parallel ones, which
as well inspires us to obtain the complete set of partitioning
rules from that in [13] without redefining them from scratch.
4.1. Protocol Converters
We define several protocol converters in this subsection,
one of which will be adopted as the interface component
between hardware and software within our partition frame-
work.
First of all, we denote six sets that will be used frequently
in following discussions:
sets of channel names: B = fcr
i
; ca
i
j i 2 Ig, and
B
0
= fcr
0
i
; ca
0
i
j i 2 Ig;
sets of signal variables: E = fer
i
; ea
i
j i 2 Ig [ fterg,
and E0 = fer0
i
; ea
0
i
j i 2 Ig [ fter
0
g;
sets of data variables: V = fx
i
; y
i
j i 2 Ig, and V 0 =
fx
0
i
; y
0
i
j i 2 Ig.
The protocol converters are defined as follows.
Definition 4.1 (Protocol Converters) The process
c–c(B;B0) is a converter between two communicat-
ing protocols on B and B0, respectively:
c–c(B;B0) =
df
X 

[]
i2I
(cr
i
?x
i
; cr
0
i
!x
i
; ca
0
i
? y
i
; ca
i
! y
i
;X)
[] skip

Similarly, the process s–s(E;E0) converts a signal-driven
protocol concerned with signals on E into that with respect
to signals on E0:
s–s(E;E0) =
df
X 

[]
i2I
(@er
i
;!er
0
i
; @ea
0
i
;!ea
i
;X)
[] (@ter;!ter
0
)

The two protocol converters to appear convert between
protocols on two different levels. The process c–s
V
(B;E)
converts a communicating protocol on B into a signal-
driven protocol on E, whereas the process s–c
V
(E;B) is
the reverse. The data variables from V are used to hold the
information delivered by communication events:
c–s
V
(B;E) =
df
X 

[]
i2I
(cr
i
?x
i
;!er
i
; @ea
i
; ca
i
! y
i
;X)
[] (skip ;!ter)

s–c
V
(E;B) =
df
X 

[]
i2I
(@er
i
; cr
i
!x
i
; ca
i
? y
i
;!ea
i
;X)
[] (@ter; skip)


Theorem 4.2 (Compositionality of Protocol Converters)
Each of the protocol converters mentioned above is a par-
allel composition of other two.
(1). c–c(B;B0) = c–s
V
(B;E) k s–c
V
(E;B
0
),
provided all variables in E and V are local ones only
shared by c–s
V
(B;E) and s–c
V
(E;B
0
);
(2). s–s(E;E0) = s–c
V
(E;B) k c–s
V
(B;E
0
),
provided all channels in B are local ones only shared by
s–c
V
(E;B) and c–s
V
(B;E
0
);
(3). c–s
V
(B;E) = c–c(B;B0) k c–s
V
(B
0
; E),
provided channels in B0 are only used to perform commu-
nication between c–c(B;B0) and c–s
V
(B
0
; E);
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c-c
c-s s-c
er
ea
C DB'
cr cr'
ca ca'
C DB'
cr
ca
cr'
ca'
Figure 2. Protocol converter and interface
derivation
(4). s–c
V
(E;B) = s–s(E;E0) k s–c
V
(E
0
; B),
provided variables in E0 are only shared by s–s(E;E0) and
s–c
V
(E
0
; B). 
Theorem 4.2 explores the compositionality of protocol
converters. As a by-product, it inspires us the way to derive
the hybrid interface from the original one, and as well to
compose the new hardware component under Verilog from
that under L.
Theorem 4.3 (Hardware Derivation) The hardware com-
ponent on different levels (defined in last two sections) can
be derived from one another by protocol converters.
(1). DB
V
= c–s
V
(B;E) k D
E
V
, provided signal vari-
ables fromE are local ones only shared by c–s
V
(B;E) and
D
E
V
;
(2). DE
V
0
= s–c
V
(E;B
0
) k D
B
0
V
0
, provided channels in
B
0 are only used by s–c
V
(E;B
0
) andDB0
V
0
to arrange their
interactions. 
Theorem 4.3 shows that the new hardware component
D
E
V
0
in Verilog HDL can be constructed from the communi-
cating one DB0
V
0
and a protocol converter. As well it reveals
the way to generate the partitioning rules directly from the
original ones. The interface and hardware derivation pro-
cess is shown in Figure 2, where c–s denotes the new in-
terface component, the dotted-box represents the new hard-
ware component which hides those channels from B0.
4.2. Algebraic Proofs
We present the proofs for theorem 4.2 and 4.3 using pro-
gram algebra in this subsection.
In addition to the algebraic laws mentioned in [13, 7, 4],
we investigate the following laws, which will be used in the
proofs later on.
The first law is an expansion law for the hybrid program-
ming language([4]).
HL1 (hgc-expan, hybrid guarded choice expansion)
Let G
1
= []
i2I
(g
i
;P
i
), andG
2
= []
j2J
(h
j
;Q
j
), where
g
i
and h
j
are of the form ch ! e, or ch ?x, or skip, or output
event!ev, or input event@ev, for all i 2 I and j 2 J .
Let g and h denote the disjunction of all input event guards
in G
1
and G
2
, respectively. Then
G
1
k G
2
= []
n
r=1
(k
r
;R
r
), where the pairs hk
r
; R
r
i are
precisely all possibilities from the following:
(1) R
r
= P
i
k G
2
, and
k
r
= g
i
= skip or k
r
= g
i
= ch ! e or k
r
= g
i
=
ch ?x, where ch =2 Chan(G
2
), or
k
r
= g
i
=!ev, or
k
r
= g
i
^ :h, and g
i
= @ev
(2) R
r
= G
1
k Q
j
, and
k
r
= h
j
= skip or k
r
= h
j
= ch ! e or k
r
= h
j
=
ch ?x, where ch =2 Chan(G
1
), or
k
r
= h
j
=!ev, or
k
r
= h
j
^ : g, and h
j
= @ev
(3) R
r
= P
i
k Q
j
, and
k
r
= g
i
^ h
j
, and g
i
= @ev and h
j
= @eu
(4) R
r
= x := e; (P
i
k Q
j
), and k
r
= skip , and
g
i
= ch ! e, and h
j
= ch ?x, or
g
i
= ch ?x, and h
j
= ch ! e 
The second and third laws deal with two special cases
with regard to signals .
HL2 (eg-elim, event guards elimination)
Let P = G [] (@ev;Q), where G is a guarded choice, and
ev is not a shared variable between P and its environment,
then P = G. 
HL3 (self-trig)
Let P =! ev; ((@ev;Q) []G), where ev is not shared by
the environment of P , and none of guards in G mentions
ev, then P = skip ;Q. 
The following lemma is needed later in the proof of the-
orem 4.3.
Lemma 4.4 Let P = M ;P
1
, whereM 2MP (V ), andG
be a guarded choice construct not containing output guards
of the kind ! e, where all guards in G are only shared by
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P andG, then we have
P k G = M ; (P
1
k G). 
It can be proved by a simple structural induction onM .
Now we can prove the theorems mentioned in last
subsection.
The proof of theorem 4.2
(1). For brevity, we denote c–s
V
(B;E) as c–s and
s–c
V
(E;B
0
) as s–c.
RHS
f(hgc-expan); (eg-elim)g
= []
i2I
(cr
i
?x
i
; ((!er
i
; @ea
i
; ca
i
! y
i
; c–s k s–c)) [] skip
f(hgc-expan); (eg-elim); (self-trig)g
= []
i2I
(cr
i
?x
i
; skip; ((@ea
i
; ca
i
! y
i
; c–s) k
(cr
0
i
!x
i
; ca
0
i
? y
i
;!ea
i
; s–c))) [] skip
f(hgc-expan); (eg-elim)g
= []
i2I
(cr
i
?x
i
; skip; cr
0
i
!x
i
; ((@ea
i
; ca
i
! y
i
; c–s) k
(ca
0
i
? y
i
;!ea
i
; s–c))) [] skip
f(hgc-expan); (eg-elim)g
= []
i2I
(cr
i
?x
i
; cr
0
i
!x
i
; ca
0
i
? y
i
; ((@ea
i
; ca
i
! y
i
; c–s) k
(!ea
i
; s–c))) [] skip
f(hgc-expan); (eg-elim); (self-trig)g
= []
i2I
(cr
i
?x
i
; cr
0
i
!x
i
; ca
0
i
? y
i
; skip; ((ca
i
! y
i
; c–s) k
s–c)) [] skip
f(hgc-expan); (eg-elim)g
= []
i2I
(cr
i
?x
i
; cr
0
i
!x
i
; ca
0
i
? y
i
; skip; ca
i
! y
i
; (c–s k
s–c)) [] skip
funique fixed point for guarded recursiong
= LHS
(2)-(4). Similar to (1). 
The proof of theorem 4.3
(1). For brevity, we denote c–s
V
(B;E) as c–s.
RHS
f(hgc-expan); (eg-elim)g
= []
i2I
(cr
i
?x
i
; ((! er
i
; @ea
i
; ca
i
!y
i
; c–s) k
D
E
V
)) [] (skip ; (!ter k D
E
V
)))
f(hgc-expan); (eg-elim); (self-trig)g
= []
i2I
(cr
i
?x
i
; skip ; ((@ea
i
; ca
i
!y
i
; c–s) k
(M
i
(x
i
; y
i
);!ea
i
;D
E
V
))) [] (skip ; skip)
fLemma 4.4g
= []
i2I
(cr
i
?x
i
; skip ;M
i
(x
i
; y
i
); ((@ea
i
; ca
i
!y
i
; c–s) k
(!ea
i
;D
E
V
))) [] skip
f(hgc-expan); (eg-elim); (self-trig)g
= []
i2I
(cr
i
?x
i
;M
i
(x
i
; y
i
); skip ; ((ca
i
!y
i
; c–s) k
D
E
V
)) [] skip
f(hgc-expan); (eg-elim)g
= []
i2I
(cr
i
?x
i
;M
i
(x
i
; y
i
); skip ; ca
i
!y
i
; (c–s k
D
E
V
)) [] skip
funique fixed point for guarded recursiong
= LHS
(2). Similar to (1). 
5. Partitioning Rules in the Hybrid Framework
This section aims to generate hardware/software parti-
tioning rules within the hybrid framework from those ones
in [13] by using protocol converters.
To specify the partitioning rules, we introduce a new
predicate SplitE
B
(S;C; c–s
V
; D
E
V
) which is defined by:
SplitE
B
(S;C; c–s
V
; D
E
V
) =
df
Split
B
(S;C; (c–s
V
(B;E) k D
E
V
))
where the predicate Split
B
is defined in [13] and is ex-
plained in section 2.
The following lemma is directly from theorem 4.3.
Lemma 5.1 We have
Split
B
(S;C;D
B
V
) implies SplitE
B
(S;C; c–s
V
; D
E
V
). 
Based on this lemma, we generate all bottom-up rules
straightforwardly as follows.
Bottom-up Rule for Sequential Composition
SplitE
B
(S
i
; C
i
; c–s
V
; D
E
V
); i = 1; 2
Var(S
1
) = Var(S
2
)
Chan(C
1
) = Chan(C
2
)
SplitE
B
(S
1
;S
2
; C
1
;C
2
; c–s
V
; D
E
V
)
Bottom-up Rule for Conditional
SplitE
B
(S
i
; C
i
; c–s
V
; D
E
V
); i = 1; 2
Var(S
1
) = Var(S
2
)
Chan(C
1
) = Chan(C
2
)
Var(b)  Var(C
1
)
SplitE
B
(if b S
1
else S
2
; if bC
1
elseC
2
; c–s
V
; D
E
V
)
Bottom-up Rule for Iteration
SplitE
B
(S; C; c–s
V
; D
E
V
); Var(b)  Var(C)
SplitE
B
(while b S; while bC; c–s
V
; D
E
V
)
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When Var(b) \ Var(D) 6= ;, we will introduce a local vari-
able lb, and rewrite the conditional and iteration into the
forms
varlb  (lb := b; if lb S
1
else S
2
), and
varlb  (lb := b; while lb (S; lb := b))
respectively by the laws in [13].
Bottom-up Rule for Non-deterministic Choice
SplitE
B
(S
i
; C
i
; c–s
V
; D
E
V
); i = 1; 2
Var(S
1
) = Var(S
2
)
Chan(C
1
) = Chan(C
2
)
SplitE
B
(S
1
u S
2
; C
1
u C
2
; c–s
V
; D
E
V
)
Bottom-up Rule for Guarded Choice
SplitE
B
(S
i
; C
i
; c–s
V
; D
E
V
); i = 1; 2
Var(S
1
) = Var(S
2
)
Chan(C
1
) = Chan(C
2
)
Var(g
i
)  Var(C
1
); Chan(g
i
)  Chan(C
1
); i = 1; 2
SplitE
B
((g
1
S
1
)[](g
2
S
2
); (g
1
C
1
)[](g
2
C
2
); c–s
V
; D
E
V
)
Before presenting the top-down partitioning rules, we intro-
duce some notations and abbreviations which will be fre-
quently used in the forthcoming rules.
Let
E
i
=
df
fer
j
; ea
j
j j 2 I
i
g [ fterg; i = 1; 2
B
i
=
df
fcr
j
; ca
j
j j 2 I
i
g; i = 1; 2
V
i
=
df
fx
j
; y
j
j j 2 I
i
g; i = 1; 2
For simplicity, from now on, we will always assume that
E
1
\E
2
= fterg, B
1
\ B
2
= ;, V
1
\ V
2
= ;.
Given c–s
V
i
(B
i
; E
i
), for i = 1; 2, we define
c–s =
df
c–s
V
1
[V
2
(B
1
[ B
2
; E
1
[ E
2
).
Given
D
E
i
V
i
= X  (
[]
j2I
i
(@er
j
;M
j
(x
j
; y
j
);!ea
j
;X)
[] (@ter; skip)
),
for i = 1; 2, we define
ExlVar(DEi
V
i
) =
df
Var(DEi
V
i
)n(E
i
[ V
i
),
D = merge(DE1
V
1
; D
E
2
V
2
) =
df
X  (
[]
i2I
1
[I
2
(@er
i
;M
i
(x
i
; y
i
);!ea
i
;X)
[] (@ter; skip)
).
Now it’s time to present the top-down rules in our new par-
titioning framework.
Top-down Rule for Sequential Composition
SplitE
B
(S
i
; C
i
; c–s
V
i
; D
E
i
V
i
); i = 1; 2
Var(S
1
) = Var(S
2
)
Chan(C
1
) = Chan(C
2
)
ExlVar(DE1
V
1
) = ExlVar(DE2
V
2
)
SplitE1[E2
B
1
[B
2
(S
1
;S
2
; C
1
;C
2
; c–s; D)
Top-down Rule for Conditional
SplitE
B
(S
i
; C
i
; c–s
V
i
; D
E
i
V
i
); i = 1; 2
Var(S
1
) = Var(S
2
)
Chan(C
1
) = Chan(C
2
)
ExlVar(DE1
V
1
) = ExlVar(DE2
V
2
)
V ar(b)  V ar(C
1
)
SplitE1[E2
B
1
[B
2
(if b S
1
else S
2
; if bC
1
elseC
2
; c–s; D)
Top-down Rule for Non-deterministic Choice
SplitE
B
(S
i
; C
i
; c–s
V
i
; D
E
i
V
i
); i = 1; 2
Var(S
1
) = Var(S
2
)
Chan(C
1
) = Chan(C
2
)
ExlVar(DE1
V
1
) = ExlVar(DE2
V
2
)
SplitE1[E2
B
1
[B
2
(S
1
u S
2
; C
1
u C
2
; c–s; D)
Top-down Rule for Guarded Choice
SplitE
B
(S
i
; C
i
; c–s
V
i
; D
E
i
V
i
); i = 1; 2
Var(S
1
) = Var(S
2
)
Chan(C
1
) = Chan(C
2
)
ExlVar(DE1
V
1
) = ExlVar(DE2
V
2
)
Var(g
i
)  Var(C
1
); Chan(g
i
)  Chan(C
1
); i = 1; 2
SplitE1[E2
B
1
[B
2
((g
1
S
1
)[](g
2
S
2
); (g
1
C
1
)[](g
2
C
2
); c–s; D)
6 Conclusion
Hardware/software partition is a critical phase, and as
well a challenging issue in hardware/software co-design
process. One possible way is to cope with the specification
of hardware, software and the interface between them sepa-
rately, but this approach can hardly ensure that the compo-
sition of the three separate specifications satisfy the original
requirement. In this sense, the co-specification of hardware,
software and their interface has its superiority. In [13], we
proposed a formal model for hardware/software partition
within Occam algebra, in which a collection of provable
partitioning rules have been explored. In that model, the in-
teractions between hardware and software components ap-
pear very simple, due to the fact that they are both coded
within the same high level communication language, which,
on the other hand, reflects there exists a wide gap between
our hardware component and the low level hardware de-
scription needed in later hardware synthesis phase.
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In this paper, we refine the original partition approach
and try to produce the hardware component coded directly
in Verilog HDL. We adopt a hybrid partitioning framework,
in which our partitioning process generates from the origi-
nal system specification (a high level source program) three
components: the software component in the high level com-
munication language, the hardware component coded in
Verilog HDL, and a hybrid interface component to cope
with their interactions. Rather than construct partitioning
rules in the new framework from scratch and then verify
them, we introduce a set of protocol converters, from which
we derive the new rules directly from the well-built ones
in [13], and generate the new interface component together
with the new hardware component.
Such an approach owns at least two merits: firstly, the
original proved partitioning rules in our former model can
be reused, and the proofs for the new rules become straight-
forward; secondly, the new hardware component is directly
coded in Verilog HDL, which will facilitate the compila-
tion from it down to the low level synthesizable descrip-
tion. However, the further synthesis of the interface com-
ponent is still a challenging issue, which should be part of
our future work. As other future work, we shall reconfigure
and reorganize the hardware component so as to optimize
it and reuse its sub-components. Certain algebraic transfor-
mations shall be conducted to link our hardware component
with the hardware specification to be compiled in [11] using
Verilog algebra.
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